Skip to main content

Faculty

Biresh Kumar Joardar
Dr. Biresh Kumar Joardar
Assistant Professor
Office Location N323 Engineering Building 1
Phone 713-743-6963
Fax 713-743-4444
Email bjoardar [at] central.uh.edu
Publications
Education
BE, Jadavpur University, India, 2012–2016
Ph.D., Washington State University, US, 2016–2020
Professional Experience
Computing Innovation Fellow (Postdoc), Duke University, US, 2020–2022
Assistant Professor, UH Cullen College of Engineering, 2022–Present
Research Interests

Deep learning accelerators using in-memory computing systems

Reliability and Security of deep learning accelerators

Heterogeneous manycore systems

Selected Publications

B. K. Joardar, T. K. Bletsch and K. Chakrabarty, "Machine Learning-based Rowhammer Mitigation," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022

B. K. Joardar, J. R. Doppa, H. Li, K. Chakrabarty and P. P. Pande, “Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators,” in ACM Transactions on Embedded Computing Systems (TECS), 2021

B. K. Joardar, J. R. Doppa, P. P. Pande, H. Li and K. Chakrabarty, "AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3D Architecture," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 5, pp. 971-984, 2021

B. K. Joardar, R. G. Kim, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, “Learning-based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems," in IEEE Transactions on Computers, vol. 68, no. 6, pp. 852-866, 2019

Refereed Conference Proceedings
B. K. Joardar, T. K. Bletsch, and K. Chakrabarty, “Learning to Mitigate Rowhammer Attacks,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022.
A. I. Arka, B. K. Joardar, J. R. Doppa, P. P. Pande and K. Chakrabarty, “DARe: DropLayer-Aware Manycore ReRAM Architecture for Training Graph Neural Networks,” in International Conference on Computer Aided Design (ICCAD), 2021.
B. K. Joardar, P. Ghosh, P. P. Pande, A. Kalyanaraman and S. Krishnamoorthy, “NoC-enabled Software/Hardware Co-Design Framework for Accelerating k-mer Counting,” International Symposium on Networks-on-Chip (NOCS '19), New York, NY, USA, 2019 (Best Paper Award).